

Thursday

Session A - Room 351

Session B - Room 343

8:30	Opening Session - Room 351	
9:00	Joint Keynote - Grand Amphitheater, Level 1	
10:30	Coffee Break	
	Test 1 - Room 351	Low Power - Room 343
	<i>Session Chair - Emre Salman, Stony Brook University, USA</i>	<i>Session Chair - Jeff Draper, University of Southern California, USA</i>
10:45	<p>A novel statistical and circuit based technique for counterfeit detection in existing ICs Rashmi Moudgil; Dinesh Ganta; Leyla Nazhandali; Michael Hsiao; Simin Hall; Chao Wang <i>Virginia Tech, USA</i></p>	<p>Harvesting-Aware Energy Management for Multicore Platforms with Hybrid Energy Storage Yi Xiang; Sudeep Pasricha <i>Colorado State University, USA</i></p>
11:10	<p>Unexcitability Analysis of SEUs Affecting the Routing Structure of SRAM-based FPGAs Cinzia Bernardeschi; Luca Cassano; Andrea Domenici; Luca Sterpone <i>Università di Pisa, Italy; Politecnico di Torino, Italy</i></p>	<p>Early Stage Power Management for 3D FPGAs Considering Hierarchical Routing Resources Krishna Chaitanya Nunna; Farhad Mehdipour; Kazuaki Murakami <i>Kyushu University, Japan</i></p>
11:35	<p>A Novel Intermittent Fault Markov Model for Deep Sub-Micron Processors Babak Saghaie; Roshan Ragel; Sri Parameswaran; Aleks Ignjatovic <i>The University of New South Wales, Australia</i></p>	<p>A Low power 6T-SRAM using negative bit-line for variability tolerance beyond 22nm node Pablo Royer; Marisa Lopez-Vallejo <i>Universidad Politécnica de Madrid, Spain</i></p>
12:00	<p>High-Endurance Hybrid Cache Design in CMP Architecture with Cache Partitioning and Access-Aware Policy Shun-Ming Syu; Ing-Chao Lin; Yu-Hui Shao <i>National Cheng Kung University, Taiwan</i></p>	<p>Virtual Register Renaming: Energy Efficient Substrate for Continual Flow Pipelines Komal Jothi; Haitham Akkary <i>American University of Beirut, Lebanon</i></p>
12:15	Lunch - Defy/Derian Rooms, Level 2	
	Best Paper Session - Room 351	
	<i>Session Chair - Patrick Madden, SUNY Binghamton, USA</i>	
13:30	<p>Skew-Bounded Low Swing Clock Tree Optimization Can Sitik; Baris Taskin <i>Drexel University, USA</i></p>	
14:00	<p>Coordinating Prefetching and STT-RAM based Last-level Cache Management for Multicore Systems Mengjie Mao; Hai Li; Alex K. Jones; Yiran Chen <i>University of Pittsburgh, USA</i></p>	
14:30	<p>Variability-Aware Design of Energy-Delay Optimal Linear Pipelines Operating in the Near-Threshold Regime and Above Qing Xie; Yanzhi Wang; Massoud Pedram <i>University of Southern California, USA</i></p>	
15:00	Coffee Break - Corridor, Level 3	
	VLSI Circuits - Room 351	CAD 1 - Room 343
	<i>Session Chair - Fabrizio Lombardi - Northeastern University, USA</i>	<i>Session Chair - Erik Brunvand, University of Utah, USA</i>
15:15	<p>An Energy-Efficient Truly All-Digital Temperature Sensor for SoC Applications Tzu-Yuan Kuo; Keng-Jui Chang; Jen-Hsiang Lee; Zong-Wu He; Jinn-Shyan Wang <i>National Chung-Cheng University, Taiwan</i></p>	<p>GPU Implementation of a Scalable Non-Linear Congruential Generator for Cryptography Applications Aditya Belsare; Steve Liu; Sunil Khatri <i>Texas A&M University, USA</i></p>
15:40	<p>Efficient Characterization of TSV-to-Transistor Noise Coupling in 3D ICs Hailiang Wang; Mohammad Asgari; Emre Salman <i>Stony Brook University, USA; Columbia University, USA</i></p>	<p>Fast and Memory-Efficient GPU Implementations of Krylov Subspace Methods for Efficient Power Grid Analysis Takumi Morishita; Hiroshi Tsutsui; Hiroyuki Ochi; Takashi Sato <i>Kyoto University, Japan</i></p>
16:05	<p>A Portable High-Frequency Digitally Controlled Oscillator (DCO) Muhammad Elrabaa <i>KFUPM, Saudi Arabia</i></p>	<p>Translation Validation of Scheduling in High Level Synthesis Tun Li; Yang Guo; Wanwei Liu; Mingsheng Tang <i>National University of Defense Technology, China</i></p>
16:20	<p>A 250mV Sub-threshold Asynchronous 8051 Microcontroller with a Novel 16T SRAM Cell for Improved Performance in 40nm CMOS Jaeyoung Kim; Kwen-Siong Chong; Joseph S. Chang; Pinaki Mazumder <i>University of Michigan, USA; Nanyang Technological University, Singapore</i></p>	<p>LASER - Layout-aware Analog Synthesis Environment on Laker Yu-Ching Liao; Yen-Lung Chen; Xian-Ting Cai; Chien-Nan Liu; Tai-Chen Chen <i>National Central University, Taiwan</i></p>
16:35	Poster Session 1 - Corridor, Level 3	
	VLSI for Biology - Room 351	Emerging Technologies - Room 343
	<i>Session Chair - Laleh Behjat - University of Calgary, Canada</i>	<i>Session Chair - Pinaki Mazumder, University of Michigan, USA</i>
17:05	<p>Hardware Acceleration for Retinal Blood Vasculature Segmentation Dimitris Koukounis; Christos Ttofis; Theocharis Theocharidis <i>University of Cyprus, Cyprus</i></p>	<p>A New Ternary CNTFET-based Cell with Balanced Memory Operation Fabrizio Lombardi; Cho Geunho <i>Northeastern University, USA</i></p>
17:30	<p>A 191µW BPSK Demodulator for Data and Power Telemetry in Biomedical Implants Li-Lan Wang; Chia-Hsiang Yang; Harming Chiueh <i>National Chiao Tung University, Taiwan</i></p>	<p>Variability Evaluation of Feedback Circuits Used in Nanoelectronic Memristive/CMOS Circuits Arne Heitmann; Tobias G. Noll <i>RWTH Aachen University, Germany</i></p>
17:45	<p>Custom Memory Architecture for Multi-Core Implementation of Face Detection Algorithm David Watson; Ali Ahmadinia; Gordon Morison; Tom Buggy <i>Glasgow Caledonian University, UK</i></p>	<p>Asymmetric-access Aware Optimization for STT-RAM Caches with Process Variations Yi Zhou; Chao Zhang; Guangyu Sun <i>Beijing Institute of Technology, China; Peking University, China</i></p>
18:00	Break	
18:30	Reception - Espace Renoir, Le Meridien Etoile hotel	

Friday

Session A - Room 351

Session B - Room 343

9:00	Joint Keynote - Amphitheater Bordeaux, Level 3	
10:30	Coffee Break	
	VLSI Design 1 - Room 351 <i>Session Chair - Dirk Stroobandt - University Ghent, Belgium</i>	CAD 2 - Room 343 <i>Session Chair - Shuai Wang, Nanjing University, China</i>
10:45	A New Extension Method of Retention Time for Memory Cell on Dynamic Random Access Memory Yoshiro Riho; Kazuo Nakazato <i>Nagoya University, Japan</i>	Scaling RTL Property Checking Using Feasible Path Analysis and Decomposition Lingyi Liu; Shobha Vasudevan <i>University of Illinois at Urbana-Champaign, USA</i>
11:10	A Hardware-Oriented Dynamically Adaptive Disparity Estimation Algorithm and its Real-Time Hardware Abdulkadir Akin; Ipek Baz; Huseyin Baris Atakan; Irem Boybat; Alexandre Schmid; Yusuf Leblebici <i>EPFL, Switzerland; METU, Turkey; Sabanci University, Turkey</i>	SIREN: A Depth-First Search Algorithm for the Filter Design Optimization Problem Levent Aksoy; Paulo Flores; Jose Monteiro <i>INESC-ID, Portugal</i>
11:35	A Source-synchronous Htree-based Network-on-Chip Ayan Mandal; Sunil Khatri; Rabi Mahapatra <i>Texas A&M University, USA</i>	Generating Concise Assertions with Complete Coverage Chen-Hsuan Lin; Lingyi Liu; Shobha Vasudevan <i>University of Illinois at Urbana-Champaign, USA</i>
12:00	A Parallel VLSI Architecture for Markov Chain Monte Carlo based MIMO Detection Uwe Deidersen; Dominik Auras; Gerd Ascheid <i>RWTH Aachen University, Germany</i>	Efficient Transistor-Level Design of CMOS Gates Vinicius Possani; Vinicius Callegaro; Andre Reis; Renato Ribas; Felipe Marques; Leomar Rosa Junior <i>Universidade Federal de Pelotas, Brazil; Universidade Federal do Rio Grande do Sul, Brazil</i>
12:15	Lunch - Room 351	
13:30	GLSVLSI Keynote - Room 351	
	Clock Trees - Room 351 <i>Session Chair - Emre Salman, Stony Brook University, USA</i>	Test 2 - Room 343 <i>Session Chair - Arne Heitmann - RWTH Aachen University, Germany</i>
14:30	Assignment of Adjustable Delay Buffers for Clock Skew Minimization in Multi-Voltage Mode Designs Jin-Tai Yan; Zhi-Wei Chen <i>Chung-Hua University, Taiwan</i>	Combating NBTI-induced Aging in Data Caches Shuai Wang; Guangshan Duan; Chuanlei Zheng; Tao Jin <i>Nanjing University, China</i>
14:45	Variation-Aware Multi-Voltage Domain Clock Mesh Design Can Sitik; Baris Taskin <i>Drexel University, USA</i>	Performance/reliability trade-off in superscalar processors for aggressive NBTI restoration of functional units Simone Corbetta; William Fornaciari <i>Politecnico di Milano, Italy</i>
15:00	Coffee Break - Corridor, Level 3	
	Reconfigurable - Room 351 <i>Session Chair - Sunil Khatri - Texas A&M, USA</i>	VLSI Specialized Units - Room 343 <i>Session Chair - Ankur Srivastava - University of Maryland, USA</i>
15:15	Delay Model for Reconfigurable Logic Gates Based on Graphene PN-junctions Sandeep Miryala; Andrea Calimera; Enrico Macii; Massimo Poncino <i>Politecnico di Torino, Italy</i>	On the Design of Modulo 2^n-1 Cubing Units Evangelos Vassalos; Dimitris Bakalis <i>University of Patras, Greece</i>
15:40	Analysis of the Area-Delay Performance of Hybrid Nanoelectronic Memory Cores Used in Field Programmable Gate Arrays Arne Heitmann; Qin Wang; Tobias G. Noll <i>RWTH Aachen University, Germany</i>	An Error Tolerant CAM with NAND Match-Line Organization Aristides Efthymiou <i>University of Ioannina, Greece</i>
15:55	DRMA: Dynamically Reconfigurable MPSoC Architecture Lawrence Zhang; Jude Angelou Ambrose; Roshan Ragel; Swarnalatha Radhakrishnan; Jorgen Peddersen; Sri Parameswaran <i>University of New South Wales, Australia; University of Peradeniya, Sri Lanka; University of Wisconsin-Madison, USA</i>	Efficient Modulo 2^n+1 Multiplication for the IDEA Block Cipher Kiamal Pekmestzi; Constantinos Efstathiou; Nikos Moschopoulos; Kostas Tsoumanis <i>National Technical University of Athens, Greece; Technological Institute of Athens, Greece</i>
16:10	A Compact FPGA-based Montgomery Multiplier over Prime Fields Miguel Morales-Sandoval; Arturo Diaz-Pérez <i>CINVESTAV-LTI, Mexico</i>	An Asymmetric Adaptive-Precision Energy-Efficient 3DIC Multiplier Gopi Neela; Jeffrey Draper <i>University of Southern California, USA</i>
16:25	Poster Session 2 - Corridor, Level 3	
	CAD for 3D - Room 351 <i>Session Chair - Patrick Madden, SUNY Binghamton, USA</i>	Design and Modeling - Room 343 <i>Session Chair - Guangyu Sun - Peking University, China</i>
16:55	A Geometric Approach to Chip-Scale TSV Shield Placement for the Reduction of TSV Coupling in 3D-ICs Caleb Serafy; Bing Shi; Ankur Srivastava <i>University of Maryland, USA</i>	Multi-port FinFET SRAM Design Yirong Zhao; Jiayin Li; Kartik Mohanram <i>University of Pittsburgh, USA</i>
17:20	Thermal Stress Aware 3D-IC Statistical Static Timing Analysis Bing Shi; Ankur Srivastava <i>University of Maryland, USA</i>	Modeling Symmetrical Independent Gate FinFET using Predictive Technology Model Mohammad Yousef Zarei; Reza Asadpour; Siamak Mohammadi; Ali Afzali-Kusha <i>University of Tehran, Iran</i>
17:55	Effect of TSV Fabrication Technology on Power Distribution in 3D ICs Suhas Sathesh; Emre Salman <i>NVIDIA, USA; Stony Brook University, USA</i>	A Self-Tuning Multi-Objective Optimization Framework for Geometric Programming with Gate Sizing Applications Amin Farshidi; Logan Rakai; Laleh Behjat; David Westwick <i>University of Calgary, Canada</i>
18:20	Closing Session - Room 351	
18:45	Break	
20:00	Gala Dinner	